|
Wipro’s engineers converted
the legacy design to VHDL RTL conforming functional
equivalence as well as keeping the legacy scan
chains intact.
Wipro’s contribution
can be summed in following activities:
 |
Converting
the legacy design to VHDL RTL |
 |
Checking for formal equivalence
between converted RTL and golden netlist |
 |
Converting the old simulation
environment to suit new RTL |
 |
Testing new RTL against
the simulation environment successfully |
 |
Converting latch based
dual clock design to flop based single clock
design |
 |
Removing internal tri-states
in the design |
 |
Changing the simulation
environment to reflect design changes |
 |
Testing changed RTL with
changed simulation environment successfully |
 |
Synthesizing the RTL with
the latest supplied client library |
|