Applying Thought   
About Wipro
Newsroom
Investors
Careers
  
   
Wipro Technologies Consulting IT Services Product Design Business Process Outsourcing CONTACT US
 
Case Studies
Ideas
 
Search
Multimedia Home
Algorithm and Code Optimization on DSP
Product Realization
DSP Solutions
 
Global Sourcing Lounge
 
 
 
 
MULTIMEDIA
Case Study
 
802.11b implementation on multi-processor (DSP) architecture
 
 
The client
A leading producer of DSP processors with Super-scalar and SIMD architecture.
 
The challenge

The client wanted to popularize the DSP architecture for communications applications. Since WLAN had projected demand in the market, The client had started development IEEE 802.11a PHY solution in-house, but wanted a partner who could develop the complete solution for them with an early-to-market advantage.

 
The solution

Wipro provided the full platform and the IEEE 802.11b solution. The client leveraged Wipro’s DSP algorithm, porting FPGA, RF and board design expertise.

The complete solution comprising of all the components of such a system were developed, integrated and tested:

Indigenous design and development of IEEE 802.11b PHY C reference implementation

Extensive simulation to demonstrate the performance measures as per compliance criteria specified by the standard
Indigenous design and development of IEEE 802.11b MAC h/w & s/w reference implementation
RF/IF board design
A ARM micro-controller + multi-DSP architecture based board development with FPGA glue logic to interface RF/IF, multi-DSP, ARM, MAC h/w
 
The benefits
First time in development of a Communication Signal Processing algorithm based on standard specifications. Algorithm development and simulation for IEEE 802.11b standard and demonstrating the proof of the performance
Reduced risk for the client as part of his early-to-market strategy
 
 
  Send us an email
Request proposal for services
Subscribe to our monthly newsletter
  CASE STUDIES
Development and optimization of speech codec for DSP processor
Developing an optimizated MPEG-1/2 audio decoder for the Pentium MMX
Developing an optimized MPEG-1/2 video decoder for the Pentium MMX
  More case studies

 
Contact us Terms of use Privacy Sitemap